



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices, Inc.  
AMD's trademarks and designs in the enclosure graphic of AMD, and is provided only to entities under a non-disclosure agreement with AMD. All other trademarks are the property of their respective owners. AMD and the AMD logo are registered trademarks of AMD in the U.S. and other countries. Use of this AMD logo and design for any purpose other than evaluation requires a Design Technology License Agreement with AMD. AMD makes no representation or warranty of any kind regarding the schematic and design, including, but not limited to, the accuracy of functionality, or the absence of patent infringement, and disclaims responsibility for any consequences resulting from the use of the information included herein.


Advanced Micro Devices Inc.  
AMD  
1 Markham Drive East  
Markham, Ontario

Date: Tuesday, February 16, 2010 Rev #  
Sheet 2 of 17


Title: Broadband GDDR5 MXM 3.0 Doc No: 105-B974-v00E


















PLACE CAPS ON THIS PAGE AS CLOSE  
TO CONNECTOR AS POSSIBLE





<p><b>CONFIDENTIAL &amp; PROPRIETARY TO ADVANCED MICRO DEVICES INC.</b>          © 2007 Advanced Micro Devices Inc.          All AMD Based schematics and designs is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement.          This document and its contents are the property of AMD and its use and distribution is strictly prohibited. Use of this schematic and design for any purpose other than evaluation and program a Farnet Technology Licensee with AMD. AMD makes no representations or warranties of any kind regarding the accuracy and design, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and declines responsibility here consequences resulting from use of the information included herein.</p>		<p><b>Advanced Micro Devices Inc.</b>            1 Commerce Valley Drive East          Markham, Ontario</p>	
Date:	Tuesday, February 16, 2010	Rev:	5
Sheet	8 of 17		
<p><b>Title: Broadway GDDR5 MXM 3.0</b></p>		<p><b>Dwg No: 105-8971-tr-00F</b></p>	






(2,8)	GPIO0	GPIO0	R6134	10K	
(2,8)	GPIO1	GPIO1	R6135	10K	
(2,8)	GPIO2	GPIO2	R6136	10K	
(2,8)	GPIO8	GPIO9	R6138	10K	DNE
(2,8)	GPIO11	GPIO11	R6139	10K	
(2,8)	GPIO12	GPIO12	R6140	10K	DNE
(2,8)	GPIO13	GPIO13	R6141	10K	
(2,8)	GPIO22	GPIO22	R6147	10K	
(2,8)	VSYN_C1_DAC1	V1517YC	R6142	10K	DNE
(2,8)	VSYN_C1_DAC2	V1517YC	R6143	10K	
(2,8)	VSYN_C2_DAC2	V2512YC	R6145	10K	
(2,8)	HSYN_C2_DAC2	H2512YC	R6146	10K	DNE
(2,10)	GPIO21_BB_EN	GPIO21_BB_EN	R6148	10K	DNE
(2,8)	GPIO8	GPIO8	R6157	10K	DNE
(2,8)	MEM_ID0	MEM_ID0	R6164	10K	DNE
(2,8)	MEM_ID1	MEM_ID1	R1235	10K	DNE
(2,8)	MEM_ID2	MEM_ID2	R1236	10K	DNE


[illegible]

CONFIDENTIAL & PROPRIETARY ADVANCED MICRO DEVICES INC. Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario	
© 2002 Advanced Micro Devices Inc. The AMD Board schematic and design is the exclusive property of AMD, and is provided only for use within the manufacturing agreement. This document contains confidential information of AMD, and its use is strictly prohibited. Use of this schematic and design for any purpose other than that for which it was provided is strictly prohibited. All other features require a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding the accuracy or completeness of design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.	Date: Tuesday, February 16, 2010 Sheet 9 of 17 Rev g
Title: <b>Broadway GDDR5 MXM 3.0</b> Doc No: 105-B971-ux-001	




## POWER PLAY


GPI020	GPI06	VDDC
0	0	1.05V
0	1	1.00V
1	0	0.90V
1	1	0.85V




$V_{out} = V_{ref} * (1 + R_t/R_b)$   
 Dual:  $V_{ref} = 0.6V$ ,  $R_t = 10k$   
 Single:  $V_{ref} = 0.8V$ ,  $R_t = 10k$




Vref Mode	R636, R650	R639, C616	Vref (V)
Internal	Populate	NC	$2.5 \cdot R2 / (R1 + R2)$
External	NC	Populate	set by VID IC (U1604)



GPI06	GPI016	VDDCI
-	0	0.90V
-	1	1.00V
-	-	-
-	-	-



<b>GPIO21</b>	<b>MVDD</b>
-	1.5V
-	-



**R2** MVDD FB Lower Resistor

$V_{out} = V_{ref} * (1 + R_t/R_2)$

- $V_{ref} = 0.8V$
- $R_t = 10k$

**CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES (AMD)**  
© 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes only. Further distribution of this document is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title: **Boardware\_GDDR5\_MXM3**

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario



Date: Tuesday, February 16, 2010



Date: Tuesday, February 16, 2010

Sheet 10 of 17


Title **Broadway GDDR5 MXM 3.0**


Doc No. 105-B971yy-00F






Pin Difference Between R32062NP and R32065NP		
	R32062NP	R32065NP
3	VLDIV	NC
8	VIN	NC
2	NC	LSDBLA
53	NC	THON





Pin Difference Between R2J2062NP and R2J2065NP		
	R2J2062NP	R2J2065NP
3	VLDIV	NC
8	VIN	NC
2	NC	LSDBL#






CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.  
© 2007 Advanced Micro Devices  
This AMD Board schematic and design is the exclusive property of AMD, and is provided only for entities under a non-disclosure agreement with AMD. It is not to be distributed, copied, reproduced, or otherwise used in any form without the written permission of AMD. This document is provided for your information only. AMD makes no representation or warranties of any kind regarding this schematic and design, including, but not limited to, any implied or stated, of merchantability or fitness for a particular purpose, and disclaims responsibility for consequences resulting from the use of the information included herein.

Advanced Micro Devices Inc.  
1 Commerce Valley Drive East  
Markham, Ontario


**AMD**

Date: Tuesday, February 16, 2010 Rev 5  
Sheet 13 of 17 Doc No: 105-B971xxc-00

Title Broadway GDDR5 MXM 3.0




### POWER UP SEQUENCE (not to scale)



- +VDDR3 should ramp before or simultaneously with +VDDC.
- +VDDC should ramp before or simultaneously with +VDDCI.
- +VDDCI should ramp before or simultaneously with +MVDDI.
- +VDDC should ramp before +1.8V\_REG, +VDDC and +1.8V\_REG should not ramp-up simultaneously.

For LVDS, DPx, VDDI0 should ramp-up before DPx, VDDI8 and the PCIe Reference clock should begin before DPx, VDDI8. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and +1.8V\_REG has ramped up.





AMD			Title		Schematic No.		Date:	
			Broadway GDDR5 MXM 3.0		105-B971xx-00F		Monday, February 22, 2010	
REVISION HISTORY			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.					Rev 5
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	09/05/28	Initial design for Broadway GDDR5 MxM3.0					
1	00B	09/05/29	Add U27, Q27, C27 - Gating circuit to delay DPE/F_VDD18; Add RP1206, RP1207 - For VDDC and VDDCI sharing Add R1681, R1682 - Pull downs for VID circuits Add R1, MR1, R2, R7152 Add R5801					
2	00C	09/10/30	Add C696, C697, C698, C699, C896, C897 (0402 input caps for power supplies) Change J1 symbol (includes non-plated tooling holes) Add TP_BP1, TP_BP2, TP_BP3, TP_BP4 (Bead test points) Move JTAG TPs out of the back plate area Increase TP coverage					
3	00D	09/12/10	Add U101, MU101, R8-R12, C58-C62, R3 (JTAG workaround) Pull back power planes					
4	00E	10/01/04	Increase spacing between C7042 & C7043 and C5976 & C5977					
5	00F	10/02/16	Increase spacing between C6076&C7106&C6075, R1237&R1233&C1205&C1201 and C5706&Q27. Move C5861&C5784 further away from the heatsink backplate area.					